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Abstract Recently, the tradeoff between low energy consumption and high fault-tolerance has attracted
a lot of attention as a key issue in the design of real-time systems. Dynamic Voltage Scaling (DVS) is
commonly employed as one of themost effective low energy techniques for real-time systems. It has been
observed that the use of feedback-based methods can improve the effectiveness of DVS-enabled systems.
In this paper, we have investigated reducing the energy consumption of fault-tolerant hard real-time
systems using the feedback control theory. Our proposed method makes the system capable of selecting
the proper frequency and voltage settings in order to reduce the energy consumption, while guaranteeing
hard real-time requirements in the presence of unpredictable workload fluctuations and faults. In the
proposed method, the available slack-time is exploited by a feedback-based DVS at runtime to reduce
the energy consumption. Furthermore, some slack-time is reserved for re-execution in case of faults. The
simulation results show that compared with the traditional DVS method, our proposed method not only
provides up to 59% energy saving, but also satisfies hard real-time constraints. Our proposed method is
also effective in harnessing the static energy. The transition overheads are also taken into account in our
simulation experiments.
© 2013 Sharif University of Technology. Production and hosting by Elsevier B.V.
Open access under CC BY-NC-ND license.1. Introduction
Energy consumption is a major concern for many embedded
systems that operate on a limited battery life. Decreasing
energy consumption not only preserves battery life, but also
reduces the packaging and cooling costs of embedded systems.
In this paper, we consider Dynamic Voltage Scaling (DVS) [1]
to reduce system energy consumption, as DVS is a commonly
used technique for energy management and is supported by
many commercial processors, e.g. Intel’s Xscale PXA270 [2],
Transmeta Crusoe [3], and IBM PowerPC 405LP [4]. Recently,
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DVS to satisfy the timing constraints, while preserving energy,
particularly in dynamic systems with varying workloads [5,6].
The main idea behind these studies is to exploit the feedback
control theory in DVS techniques to dynamically adjust supply
voltage and operational frequency as workload varies.
In addition to low energy consumption, fault-tolerance is
one of themost important issues in real-time system design [7].
Rollback recovery is one of the commonly used fault-tolerance
techniques, where faults are corrected by re-executions [8].
This technique exploits the static or dynamic slack-time in
the system schedule to perform recovery executions. While
this technique uses slack-time to improve reliability, DVS
exploits slack-time to decrease energy consumption. Therefore,
there is a tradeoff between energy consumption and fault-
tolerance [9–12].
Related works: There exists a large body of work on DVS
as an effective technique to reduce energy dissipation during
system operation [10]. Since there is a quadratic relationship
between voltage and energy in DVS [13], lowering the supply
voltage provides significant energy saving. However, it cannot
evier B.V. Open access under CC BY-NC-ND license.
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which theworkload varies significantly [6]. Therefore, feedback
control theory has been recently used in real-time scheduling
to address workload variations [5,6,14–17]. It should be noted
that none of these works has considered fault-tolerance issues,
while it has been observed that reliability and fault-tolerance
are of great importance inDVS-enabled systems [11]. Therefore,
some researchwork has addressed this tradeoff in DVS-enabled
systems and providedmethods to achieve both objectives at the
same time [9,10,12,18–20]. However, none of these works has
considered any feedback control method for DVS. Furthermore,
they have not considered workload variations. The authors
in [21] have presented a control-theoretic method based on
a proportional controller to address the tradeoff between
energy consumption and reliability. However, this work has
not consideredworkload variations andhard real-time systems.
Furthermore, this work uses the deadline miss ratio as the
controlled variable, while it has been shown in [22] that the
deadline miss ratio is not a proper controlled variable, as it has
a negative impact on system performance.
The main contributions of this work are:
• We have proposed a feedback-based approach to manage
dynamic slack times for conserving energy in fault-tolerant
hard real-time systems.
• We have proposed a task splitting scheme to apply dynamic
voltage scaling (DVS) effectively, while guaranteeing hard
timing constraints, even in the presence of workload
variations.
• Unlike previous works, we have analyzed the impact of
CPU utilization on the effectiveness of the proposed energy
management method (Section 4).
• We have compared our proposed energy-management
technique (for fault-tolerant hard real-time systems) with
management techniques from previous work and with an
oracle system (Section 4).
In this paper, by targeting hard real-time embedded
systems, we propose a Fault-Tolerant Feedback-based DVS
(FTF-DVS) scheme to reduce energy consumption, without
compromising overall system reliability. In the proposed
method, static slack-time is exploited for recovery execu-
tions (re-executions) to achieve fault-tolerance, while dynamic
slack-time (slack-time that is dynamically created during run-
time) is exploited through feedback-controlled DVS to reduce
energy consumption. In our feedback-controlled DVS, we have
developed a discrete Proportional-Integral (PI) controller to
control CPU utilization. The main objective of this discrete
controller is to maximize CPU utilization by decreasing CPU
voltage and frequency (which leads to a reduction in energy
consumption). In this paper (Section 3.1), we have discussed
that, compared to other options, like the PID controller, a PI
controller is a preferable option for our purpose. We consider
the systems with workload variations during runtime and our
proposed control-theoretic DVS adapts the system to unpre-
dictableworkload variationswhile guaranteeing hard real-time
requirements. The runtime task splitting scheme [6] is used
to guarantee hard real-time requirements in cases of unpre-
dictable workload variation. Thus, each task is split into two
subtasks, which are allowed to execute at different frequency
and voltage levels. During runtime, the difference between the
actual execution time of the first subtasks (without consider-
ing the frequency scaling) in the current and previous invo-
cation intervals shows the variation in the task workload. InFigure 1: The task’s workload variation pattern.
cases of an increase in the system workload, to satisfy all dead-
lines, the second subtask is executed at the maximum CPU fre-
quency/voltage. In other cases, the second subtask is executed
at the same CPU frequency as the first subtask. In addition,
the time and energy overheads, caused by changing the system
supply voltage and frequency, are also taken into account in
our simulation experiments [23]. The simulation results show
that, compared with the traditional DVS method (which also
does not have fault tolerance), our proposed approach not only
provides up to 59% (51% on average, assuming that WCU is
uniformly distributed) energy saving, but also satisfies hard
real-time constraints in thepresence ofworkload variations and
faults.
The rest of this paper is organized as follows. In Section 2, the
systemmodels are introduced. Section 3 provides details of our
proposed technique. The simulation experiments for evaluation
of the proposed approach are in Section 4, and finally Section 5
discusses the concluding remarks.
2. Systemmodels
2.1. Task model
We consider a set of periodic, fully preemptive and
independent tasks. Each real-time task is expressed by Ti =
(ci, hi) where ci denotes the estimated execution time of task
Ti at the maximum CPU frequency, fmax, and supply voltage,
vmax, and hi is the period of Ti. In this model, all tasks start at
time 0 and the relative deadline of Ti (di) is assumed equal to
its period. The periodically released instances of task are called
jobs. We define the ‘scaling factor’, α, which indicates the ratio
of the current CPU frequency, fc , to fmax. In other words, the
CPU voltage and frequency are scaled discretely based on α ∈
[αmin, 1] (i.e., fc = α · fmax). During runtime, in each interval, the
α depends on available dynamic slack-time, Si,d. In addition, we
consider a fault-tolerant system with unpredictable workload
variations during runtime. A task workload (for a task Ti,
we denoted its workload by ci,s) is specified as the number
of CPU clock cycles required to complete the task. For each
task, the task workload variation (which is unknown for the
system before runtime) is characterized by variations of a
parameter called the workload factor, denoted by µ, where
µ ∈ [µmin, µmax], (Figure 1). When tasks are executed at CPU
frequency fmax, each task, Ti, has an execution time, ci,s = µ · ci.
Accordingly, the actual execution time of Ti at actual CPU speed
(fc) is modeled as:
ci,a = ci,s
α
= µ · c i
α
. (1)
Almost all research work on DVS is based on a linear
relationship between the task execution time and the system
clock period. For memory-intensive tasks, if we do not use a
cache with a reasonable size and if we do not use DVS for the
main memory, then the linear relationship might be violated.
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execution time due to memory accesses is not scaled as we use
DVS. However, in research works on DVS, researchers usually
assume that a cache with reasonable size is used and, hence,
use the linear assumption [12]. Some other research work even
assumes that DVS is applied, not only to CPU, but also to the
system main memory [24,25], and, therefore, use the linear
relationship.
To provide a proper static slack-time to perform recovery
execution, we consider a reserved time for each task. As shown
in Figure 2, the reserved time for the recovery procedure is
noted by Si,s = µmaxci. Using this static slack-time, the faulty
task will be re-executed at fmax, in cases of fault occurrence.
According to the above considerations, with respect to the
amount of reserved time (static slack-time), the estimated CPU
workload at the maximum CPU speed, We, and actual CPU














where ci is the estimated execution time at the maximum CPU
speed, hi is the period of Ti, Si,s is the reserved time for recovery
execution, ci,a is the actual execution time of Ti at actual CPU
frequency, and N is the number of tasks.
The employed scheduling policy is Earliest Deadline First
(EDF) [26], which exploits the dynamic priority assignment
based on the absolute deadlines of tasks. It has been proved that
under EDF scheduling, when actual CPU utilization is less than
1, each task instance will meet its deadline [12]. Hence, in this
work, the EDF schedulability test is expressed by Ua ≤ 1.
The total slack-time, Si,T , is represented as the period of time
beginning from the job’s actual completion time to the task’s
relative deadline. The available dynamic slack-time for each
task, Ti, is defined as Si,d = Si,T − Si,s (Figure 2). In our proposed
method, static slack-time is exploited by recovery executions,
and the dynamic slack-time is utilized by DVS during voltage
level adjustment.
The system workload fluctuation induces a significant dif-
ference between the actual and estimated values of task execu-
tion times. Therefore, to guarantee hard real-time requirements
while using DVS, each task is split into two subtasks, Ti1 and Ti2
(Figure 3).Weonly useDVS for the first subtasks, and the second
subtasks use DVS only when no workload increase is detected.
The actual execution times of these two subtasks are expressed
as ci,a1 = nci,a and ci,a2 = (1 − n)ci,a, where n is the ‘split-
ting factor’. We have proved in Theorem 1, in Appendix, thatEq. (4) can be used to calculate the maximum possible value of
the splitting factor, n, to guarantee the deadline.
n = α(1− R− µmax(We − R))
µmax(We − R) · (1− α) ; (0 < n ≤ 1), (4)
where R is the CPU utilization, which is statically allocated for
task re-execution (fault-tolerance mechanism) and defined as
R = Ni=1 Si,s/hi. Note that when scaling factor α is equal to
1, this means that we execute the whole task at the maximum
possible supply voltage, and no task splitting is used. Hence,
we do not use Eq. (4), and this equation is used only when
α ≠ 1. It should also be noted that while we show in this paper
(Section 4) that splitting the tasks into two subtasks is effective,
splitting into more than two subtasks may cause considerable
time and energy overheads. Therefore, in this paper, we have
adopted a splitting technique that splits each task into two
subtasks.
As shown in Figure 3, two subtasks might execute at differ-
ent frequency and voltage levels. During runtime, first, subtask
Ti1 is executed at the CPU frequency which scaled with α1 = α,
based on available dynamic slack-time. Then, the actual exe-
cution time of the first subtask (ci,a1) is measured as an inter-
mediate controlled variable by the controller. Using the ‘linear
prediction’ estimation approach [27], the difference between
the actual execution time of the first subtasks (without consid-
ering the frequency scaling) in the current and previous invo-
cation intervals (i.e., ci,s1(j) ≠ ci,s1(j − 1)) is used to estimate
the variation in the system workload. In cases of an increase
in system workload, to guarantee the deadline (proofed in Ap-
pendix), subtask Ti2 would be executed at the maximum CPU
frequency, i.e. α1 = α and α2 = 1 (Figure 3(a)). In other cases,
the second subtask is executed at the same CPU frequency as
the first subtask, i.e. α1 = α2 = α (Figure 3(b)). Although in the
linear prediction approach (as any other estimation approach)
we may have estimation errors, these estimation errors never
result in a deadline miss. This is because, although we do not
knowworkload variations beforehand,we know theworst-case
execution times of the tasks, and we split the tasks in such a
way (Appendix) that we can always guarantee the deadline by
executing the second subtask at the maximum possible supply
voltage. Of course, the question may arise of ‘‘How do we pay
the penalty of estimation errors’’? Indeed, estimation errors can
reduce the energy saving offered by our proposed technique.
Therefore, if we used more accurate energy saving, we might
be able to achieve better energy saving. However, it should be
noted that as the estimation approach is applied at runtime, it
can impose energy and execution time overheads. While the
‘linear prediction approach’ requires just a simple subtraction,
more sophisticated estimation techniques require more calcu-
lations, which can considerably increase energy and execution
time overheads, and may even increase, rather than decrease,
total energy consumption. In short, one prominent advantage
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system workload.
(b) The task splitting scheme in the case of fixed system workload
during runtime.
Figure 3: The task splitting scheme.of the ‘linear prediction approach’ is its simplicity, whichmakes
it quite favorable for runtime usage. It is also noteworthy that
although the ‘linear prediction approach’ is not the most accu-
rate, as our study shows [28], it is effective in that it can reduce
energy consumption considerably.
2.2. Energy consumption model
Energy consumption in an embedded system is divided
into three major components: dynamic, static and short-
circuit [29]. Although dynamic energy contributes to the major
portion of total energy consumption under normal operating
conditions [9], static power consumption is comparable to
dynamic power dissipation in modern small fabrication CMOS
technology. In this paper, we focus on both static and dynamic
energy consumption. The dynamic power, PAC , is given as
follows [30]:
PAC = CsV 2ddf , (5)
where Cs is the average switched capacitance per cycle, Vdd is
the supply voltage and f is the CPU frequency. Since there is a
quadratic relationship between voltage and power in DVS [13],
lowering the supply voltage provides significant dynamic
energy saving. The technologyparameters and thepowermodel
presented in [22] is used in our study. In the following equation,
sub-threshold current, Isub, is a function of supply voltage, Vdd,
and body bias voltage, Vbs. The leakage power dissipation due to
sub-threshold leakage, Isub, and reverse bias junction current, Ij,
is given by:
PDC = Vdd Isub + |Vbs|Ij, (6)
PT = PAC + PDC . (7)
In this work, Eq. (7) is used to calculate the normalized
energy consumption of CPU. We also consider time and energy
overheads duringDVS in the simulations. It should benoted that
the 70 nm technology specifications are used as [30].
2.3. Fault and recovery model
Since the tasks in hard real-time systems are critical in
nature, it is very important that their deadlines be met, even in
the presence of faults. In this paper, we focus on transient faults,
since it has been observed that transient faults are significantly
more frequent than permanent faults [8]. Our proposed scheme
uses rollback recovery for fault-tolerance, as it is one of the
most cost-effective fault-tolerance methods [8]. As we have
reserved time Si,s (Figure 1) for fault recovery in each period of a
task, our proposedmethod indeed provides one-fault-tolerance
per task, i.e. one fault can be tolerated for each task without
missing any deadline. In addition, the system will detect a fault
by means of a self-checking fault detection mechanism. In thisFigure 4: The Fault-Tolerant Feedback-based DVS (FTF-DVS) block diagram.
paper, it is assumed that the error detection and fault-tolerance
mechanisms are part of the software architecture [31]. Once a
fault occurs, the recovery task is dispatched and executed at the
maximum CPU frequency.
The recovery procedure should be undertaken such that
tasks are able to recover from failures using slack-time and
still do not miss their deadlines. If the slack-time is used for
energy management, there will be a trade-off between the
use of slack in the recovery procedure and the energy saving
mechanism. In this work, while reducing energy consumption
through using dynamic slack-time in feedback-based DVS, the
failures are tolerated by the backward recovery technique,
using the reserved static slack-time.
3. Proposed method: fault-tolerant feedback-based DVS
In our proposed Fault-Tolerant Feedback-based DVS (FTF-
DVS) method, we minimize energy consumption without
compromising the reliability of hard real-time systems in the
presence of unpredictable workload fluctuations.
Figure 4 illustrates the blockdiagramof the FTF-DVS scheme.
In our proposed feedback system, a discrete Proportional-
Integral (PI) controller is used to control operation of the
Task Management Unit (TMU), which consists of voltage
and frequency selector, rollback recovery manager, and EDF
scheduler. The TMUoutput, termed as the controlled variable, is
measured CPU utilization, Uc . We want the controlled variable,
Uc , to reach Us = 1 − R, which is indeed our reference point.
The reason why we want to do this is that when we use DVS, it
is known that we achievemaximum energy saving if we stretch
the tasks as much as possible. This means that we have to make
Uc as close as possible toUs = 1−R. The PI controller calculates
the error (Us − Uc) periodically. Accordingly, the manipulated
variable, α, is adjusted and fed into TMU to determine the
voltage and frequency level. In other words, to achieve the
desired CPU utilization level, CPU speed (α) is manipulated. The
exploited DVS algorithm is interval-based, which means that
during each fixed invocation interval, I (j), all tasks run at the
same CPU speed. The CPU speed in each interval is adjusted
periodically.
In our proposed scheme, maximizing CPU utilization by
decreasing CPU voltage and frequency (exploiting the available
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consequently, energy consumption will decrease. Furthermore,
the rollback recovery manager guarantees overall system
reliability in the presence of faults (one fault per task). It
exploits the static slack-time (which is reserved in the system
schedule) to perform recovery execution at maximum CPU
speed. On the other hand, the sudden increase in system
workload may cause CPU utilization to exceed the EDF
schedulability bound and, consequently, to miss the deadline.
In this situation, using runtime task splitting, while DVS is used
for the first subtask, no DVS is used for the second, which
means that subtask Ti2 is executed at maximum CPU frequency,
i.e. α1 = α and α2 = 1, so that the EDF schedulability test
condition is satisfied and, hence, all tasks meet their deadline
(Appendix).
From the control theory point of view, to have an effective
controller design, modeling of the control system dynamics,
which is the relationship between the controlled variable and
the manipulated variable, is important. The following equation














where Uc(j) is the output of TMU; α(j − 1) is the manipulated
variable; µ(j− 1) is the variable, unknown workload factor; N
is the number of tasks; ci(j−1) is the estimated execution time
of Ti, and Si,s is the reserved time for recovery execution.
To guarantee stability under all conditions, workload factor
µ(j − 1) in Eq. (8) is replaced by its maximum possible value,
µmax [32]. IncorporatingWc = We−R =Ni=1 ci/hi, Eq. (8) can
be rewritten as follows:
Uc(j) = µmax ·Wc (j− 1)
α (j− 1) . (9)
Obviously, the systemoutput,Uc(j), is inversely proportional
to α(j− 1). By replacing β(j− 1) instead of 1/α(j− 1), we find
a linear model as follows:
Uc(j) = µmax ·Wc (j− 1) · β (j− 1) . (10)
Since the system workload, Wc(j − 1), may vary during
runtime, our system is a time-variant system.We can deal with
this variability in the same way as µ(j − 1). Therefore, we use
the maximum possible value of Wc(j − 1). However, unlike
µ(j − 1), which is unpredictable, Wc(j − 1) is known to the
system. According to themethod used in [5], the termWc(j−1)
is removed from Eq. (10). The following discrete-time model
can be found by taking the Z transform of Eq. (10):
Gu (z) = U (z)
∆β (z)
= µmax
z − 1 , (11)
where∆β(j) = β(j)− β(j− 1).
3.1. PI controller
Feedback control, as a fundamental mechanism, is used
by dynamic systems to achieve equilibrium. The discrete
Proportional-Integral (PI) controller combines the benefits
of proportional control and integral control, i.e. increasing
the speed of transient response and zero steady-state error,
respectively [33]. The PID (Proportional-Integral-Derivative)
controller is another popular control, which can be used for
low-order dynamic systems [33]. However, the main reasonwhy we use the PI controller and not PID is that, if one uses
PID in feedback-based DVS-enabled systems, it will result in
amplifying noise signals due to derivative operations, which
is a serious drawback in such applications [5]. On the other
hand, the use of a PID controller increases the computation
complexity of our on-line control mechanism, as compared to a
PI controller.
The following discrete form of the PI controller is the base of
our feedback control implementation [33]:
y(k) = y (k− 1)+ (KP + KI) e(k)− KPe (k− 1) , (12)
where KP and KI are the proportional and integral coefficients
and e(k) is system error. To determine the coefficients
associated with the PI control algorithm, the pole placement
method, which is widely used in the control community,
is employed. The discrete-time transfer function of our PI
controller is given by:
GPI (z) = ∆β (z)
∆U (z)
= KP + KI zz − 1 . (13)
Therefore, the transfer function of the entire closed-loop
feedback system can be computed as:
GPI (z)Gu (z)
1+ GPI (z)Gu (z)
= µmax (KP + KI) z − µmaxKP
z2 + (µmaxKP + µmaxKI − 2) z + 1− µmaxKP . (14)
We assume that the desired closed-loop poles are a± bi. Thus,
the corresponding characteristic equation is:
z2 + 2az + a2 + b2 = 0. (15)
Accordingly, by choosing the desired closed loop poles and
solving the following equations, the control coefficients, KP and
KI , are obtained:
µmaxKP + µmaxKI − 2 = 2a
1−µmaxKP = a2 + b2. (16)
We analyze the stability of the system by employing the
control theory. Accordingly, a system is stable if, and only if, the
closed loop poles, a ± bi, are situated in the unit circle on the
z-plane, i.e:
a2 + b2 < 1. (17)
According to Eqs. (16) and (17), choosing different desired
closed loop poles leads to various predictable DVS efficiency. It
should be noted that in stability conditions (Eqs. (16) and (17)),
although we cannot determine the value of µmax, we can
determine KP and KI parameters (through determining a and
b), and by assigning proper values to these two factors, we can
guarantee stability.
3.2. Example
Before presenting the Fault-Tolerant Feedback-based DVS
(FTF-DVS) algorithm, we illustrate the idea of FTF-DVS through
a detailed example (Figure 5). We consider a real-time task set
with three periodic tasks: T1 = (4, 26), T2 = (4, 31), and T3 =
(4, 36). The priorities of the tasks are assigned based on the
Earliest Deadline First (EDF) policy. During runtime, the work-
load variation of tasks is characterized by Pattern 1, shown in
Figure 6. It should be noted that the pattern is unknown for the
system before the runtime.
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(b) The system schedule under our proposed FTF-DVS method at time 0 < t < 150. No changes in the system workload during this interval
(µ = 0.8 and α1 = α2 = α).
(c) The system schedule under our proposed FTF-DVS method at time 5950 < t < 6100. There is sudden workload variation at t = 6000 ms
(t < 6000;µ = 0.5, t ≥ 6000;µ = 1.5). In this matter, the execution of 2nd subtask at fmax prevents deadline miss.
Figure 5: An example of proposed (FTF-DVS) method.Figure 5(a) shows the system schedule under the EDF
policy without voltage and frequency scaling. In Figure 5(b)
and (c), the system schedule under our FTF-DVS method
is demonstrated. As Figure 5(b) shows, by decreasing CPU
frequency, the actual execution time of the tasks is extended
and, thereby, CPU utilization is increased. Since the system
workload has not changed in this interval (t < 150), the TMU
has assigned the same scaling factor to both subtasks of Ti, i.e.
α1 = α2 = α (refer to Figure 3(b)). Here, CPU speed reduction
continues up to the point where CPU utilization reaches
its reference value. In Figure 5(c), a snapshot of scheduling
between times 5950 and 6100 is shown. The sudden workload
increase at time 6000 ms (refer to Figure 6, Pattern 1) leads
to a high difference between the actual execution time of the
first subtasks (without considering the frequency scaling) in the
current and previous invocation intervals (i.e. α1(j) · ci,a1(j) ≫
α1(j−1)·ci,a1 (j−1)). Here, if the second subtaskwere executed
at the same scaling factor, actual CPU utilization would exceed
the schedulability bound. It is a well-known result that, under
EDF scheduling, if actual CPU utilization is less than 1, then,
each instance of tasks will meet its deadline [12]. Therefore,
to provide this condition, the second subtask is executed at
maximum CPU speed at this invocation interval. This means
that α1 = α and α2 = 1 (refer to Figure 3(a)). Then, CPU speed
reduces up to the point where CPU utilization again reaches its
reference value.
As the example shows, our proposed method satisfies the
deadline requirements of hard real-time tasks, while achiev-
ing low energy consumption. On the other hand, in the pres-
ence of faults, the recovery task is dispatched and executed at
maximum CPU frequency and voltage. In fact, the recovery pro-
cedure is undertaken in such a way that tasks are able to re-
cover from failures using the reserved static slack-time and stillFigure 6: The task workload variation pattern set used in simulations.
do not miss their deadlines. Therefore, our proposed FTF-DVS
method reduces energy consumption without compromising
overall system reliability. The outline of our proposed FTF-DVS
algorithm is shown in Figure 7. The algorithm first calculates
estimated CPUworkload at fmax (line 1). During each invocation
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interval, actual CPU utilization, Ua, is monitored (line 3). Based
on computed error (line 4), ∆β and, consequently, α are cal-
culated using a discrete PI algorithm (lines 5–8). CPU voltage
is assigned based on discrete voltage levels (Table 1) [34]. The
splitting factor, n, is computed using Eq. (4) (line 9).The first
subtask, Ti1, is executed according to its scaling factor, α1 = α
(lines 10–11). Then, it checks whether the systemworkload has
been increased (lines 12). If this condition is satisfied, the scal-
ing factor will be set to maximum value. Thus, the second sub-
task is executed at maximum CPU frequency (lines 13–14). If
not, the second subtask will be executed at the same CPU fre-
quency as the first subtask, i.e. α1 = α2 = α (lines 16–17).
On the other hand, whenever a fault occurs, using the static
slack time (reserved in system schedule), the recovery task is
dispatched and re-executed at maximum CPU frequency and
voltage (lines 19–22).
4. Simulation and experimental results
In this section, we evaluate the performance of our
Fault-Tolerant Feedback-based DVS (FTF-DVS) method for dif-
ferent workloads and compare it with several representa-
tive DVS schemes. Simulations have been performed using
MATLAB, along with a ‘‘TrueTime’’ simulator [35]. The ‘‘True-
Time’’ simulator is a complete co-simulation tool based on
MATLAB/Simulink that supports dynamic voltage scaling and
some scheduling policies, such as EDF.
4.1. System setup
We considered two real-time task-set groups containing
preemptive independent periodic tasks: five-task sets and ten-
task sets. The tasks WCETs, Ci, were uniformly and randomly
distributed in range 10 ms ≤ Ci ≤ 1000 ms. The estimatedFigure 8: Energy consumption under different worst case utilization (WCU).
Table 1: Power consumption of 70 nm technology for Crusoe processor [3].
PDC is the leakage power and PAC is the dynamic power in on state [30].
VDD(V ) 0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 0.95 1
PAC (W ) 0.04 0.08 0.12 0.19 0.28 0.32 0.42 0.68 0.87 1.1 1.38
PDC (W ) 0.14 0.18 0.21 0.27 0.3 0.36 0.4 0.47 0.54 0.62 0.72
execution time of each task (ci) was considered to be 50% of
the task WCET. The period of tasks was generated so that the
worst case utilization (WCU =Ni=1(Ci+Si,s)/hi) varies within
[0.1, 0.9] by a 0.1 step. In total, 50 task sets were generated
randomly for each case. The workload variation of each task is
characterized by the patternwhichwas selected randomly from
the pattern set shown in Figure 6. Note that this pattern set was
kept unknown from the system before the runtime. In addition,
the control parameterswere set as follows:KP = 0.34, andKI =
1.86. CPU static and dynamic power consumption for different
supply voltage levels (0.5–1.0 V) is depicted in Table 1 [34]. It
should be noted that 70 nm technology specifications are used
as [30]. We take into account the time and energy overheads of
DVS [23] in our simulation experiments, which were ignored in
previous similar studies.
4.2. Results and analysis
Since our main contribution in this paper is to provide
an energy-management technique for fault-tolerant hard
real-time systems and not to provide any fault-tolerance
technique (indeed we use a well-know and existing fault-
tolerance technique; task re-execution), in this section, we
only focus on analyzing the effectiveness of our proposed
energy-management technique (and not the effectiveness of
fault-tolerance mechanisms). It should be noted that it has
been shown in previous work (e.g., [12]), that to analyze the
effectiveness of energy-management techniques, which are
used for fault-tolerant systems, we only need to consider fault-
free cases and not faulty cases. Hence, in this section, we do
not consider any faulty scenario and just focus on the fault-free
scenario.
At first, to evaluate the efficiency of the proposed scheme,
we compared the average normalized energy consumption of
the FTF-DVSmethodwith theWCET-based DVS (wDVS) scheme
under various worst case utilizations (Figure 8). The results
show that our proposed FTF-DVS scheme saves up to 59%
(51% on average, assuming that WCU is uniformly distributed)
energy compared to the wDVS scheme.
We conducted a further set of detailed experiments
(Figures 9 and 10), where we compared the normalized CPU
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50 ms.)
Figure 10: Energy consumption for ten-task set. (Data sampling period time:
50 ms.)
energy consumptionof our proposed FTF-DVSmethodwith that
of three different DVS schemes, i.e noDVS (noDVS),WCET-based
DVS (wDVS), and control theoretic DVS (ctDVS) [5] for both five-
task and ten-task sets. In this comparison, WCU is assumed
to be 0.7 and Pattern 1 (shown in Figure 6) is considered
the workload variation pattern. Note that WCU = 0.7 and
Pattern 1 have been selected as a type of example just to
illustrate how noDVS, wDVS, ct-DVS, and FTF DVS behave for
a given example (Figures 9 and 10). In the noDVS scheme, the
processor always operates at maximum frequency, i.e. α = 1.
Therefore, the normalized energy consumption E(α) ≡ 100%
and, consequently, there is no energy saving. In the wDVS
scheme, dynamic voltage scaling is based on the Worst-Case
Execution Times (WCETs) of tasks. In addition, by setting the
desired CPU utilization to 100%, hard real-time constraints are
met. As the WCET and period of tasks are fixed during runtime,
PT ≡ 79.6%. Thus, the normalized energy saving, which is
defined as 100%-PT , is 20.4%.
Under our proposed FTF-DVS method, unlike the above
two schemes, CPU energy consumption is affected by the
system workload fluctuations. This means that the resultant
energy consumption in steady-state varies with different µ
values. As we can observe from Figures 9 and 10, when the
system workload does not change (µ remains fixed), energy
consumption will reach a specific level after some temporary
processes. The average energy consumption of our proposed
FTF-DVS method during the simulation is 29.8% for five-tasks
set (Figure 9) and 32.1% for ten tasks set (Figure 10). Therefore,
the FTF-DVSmethod consumesmore than 58% less energy than
thewDVS scheme. These results show that through minimizing
the CPU idle time (i.e., the maximization of CPU utilization byFigure 11: Energy consumption of FTF-DVS and optimal oracle.
decreasing CPU voltage and frequency), a significant amount
of energy saving is achieved. In addition, the simulation
results show that our algorithm provides almost the same
energy saving for both five-task and ten-task task-sets, while
meeting all deadlines. Therefore, the number of tasks does not
considerably influence the behavior of our proposed technique.
It should be noted that, unlike the control-theoretic
DVS (ctDVS) method [5], our proposed method satisfies the
hard real-time constraints, especially over heavy workloads
(by means of the task splitting scheme), and tolerates faults
(through exploiting the rollback recovery technique). In fact,
the reserved time (static slack-time) for recovery executions
(re-executions) and discrete voltage level adjustment cause the
mentioned difference between the amount of energy saving
in our proposed FTF-DVS scheme, and the WDVS and ctDVS
schemes.
Beside the above comparison, we have evaluated our
proposed FTF-DVS system against a DVS-based optimal oracle
system. Although the optimal oracle system is impracticable,
this comparison can show the efficiency of our proposed
method as compared to an ideal system. In the optimal oracle
system, it is assumed that actual execution time variations are
known for the system before runtime. Therefore, the scaling
factors are calculated based on known dynamic slack times.
It should be noted that, as the oracle system knows actual
execution times beforehand, it does not require exploiting any
feed-back technique to estimate execution times. However, we
have assumed that the oracle system does not know anything
about occurrences of faults. This is because, if we assume
that the oracle system knows how faults occur in the future,
it would not need to reserve slack time for fault-tolerance,
whichmakes the comparison quite unfair and non-informative.
Therefore, in the oracle system, like our proposed system,
we reserve enough slack time for fault-tolerance. Figure 11
illustrates normalized energy consumption for our proposed
system (i.e., FTF-DVS) and the optimal oracle system under
differentWorst Case Utilizations (WCU). The simulation results
show that, on average, the energy saving of our proposed
technique is 33% less than that of the oracle system, which we
believe shows the effectiveness of our proposed technique.
5. Conclusion and future work
High fault-tolerance against transient faults and low en-
ergy consumption are key objectives in the design of real-time
embedded systems. In this work, by targeting hard real-time
systems, we proposed a control-theoretic energy management
method to reduce dynamic energy consumption, without com-
promising overall system reliability, alongside managing static
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dynamic voltage scaling (DVS), alongside feedback scheduling.
The fault-tolerance is carried out using recovery executions. Our
proposed feedback-based DVS method makes the system ca-
pable of adapting to unpredictable workload variations, while
significantly reducing energy consumption without sacrificing
reliability level. In the proposed method, while the available
dynamic slack-time is exploited by a feedback-based DVS at
runtime to reduce energy consumption, some slack-time is re-
served statically for recovery execution in case of faults. Sim-
ulation results illustrate that our proposed method not only
saves up to 59% (51% in average assuming thatWCU is uniformly
distributed) energy compared to the WCET-based DVS (wDVS)
scheme, but also satisfies hard real-time constraints in the pres-
ence of workload fluctuations and faults. In another compari-
son, although the energy saving of our proposed scheme is not
as favorable as control-theoretic DVS (ctDVS), it provides hard
real-time guarantees and the harnessing of static energy, un-
like ctDVS. One considered candidate for future work is that,
in our proposed method, when a task finishes successfully, the
static slack timewhich is reserved for fault-tolerance during the
execution of that task is no longer required and, hence, can be
reclaimed for more energy-saving. Therefore, a specific slack
reclamation scheme can be developed for our proposed tech-
nique that can potentially improve its energy saving.
Appendix
Theorem 1. For each task, Ti, the maximum possible value of the
splitting factor, n, that guarantees the deadline is:
n = α(1− R− µmax(We − R))
µmax(We − R) · (1− α) ; (0 < n < 1). (A.1)
Proof. As the result is well-known that, under EDF scheduling,
if CPU utilization is less than 1, then, each instance of tasks will












By incorporating R = Ni=1 Si,s/hi and ci,a = ci,a1 + ci,a2,





+ R ≤ 1. (A.3)
We consider the worst case conditions (sudden task workload
increase, i.e. µ = µmax, α1 = α ≠ 1 and α2 = 1). By incor-
porating ci,a1 = n ci,a = nµmaxci/α and ci,a2 = (1 − n)ci,a =










+ R ≤ 1. (A.4)
By incorporatingWe − R =Ni=1 ci/hi, we have:
nµmax(We − R)
α
+ µmax (1− n) · (We − R)+ R ≤ 1. (A.5)
By solving the inequality Eq. (A.5), themaximum possible value
of the splitting factor, n, is obtained as:
n = α(1− R− µmax(We − R))
µmax(We − R) · (1− α) ; (0 < n < 1), (A.6)
and the theorem is proved. References
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